

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR

Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (DESCRIPTIVE)

Subject with Code : Digital Logic Design(15A04306) Course & Branch: B.Tech - CSE

Regulation: R15 Year & Sem: II-B.Tech & I-Sem

<u>UNIT –I</u>

Binary Systems, Boolean Alegebra & Logic Gates

	dilary Systems, Doolean Alegebra & Logic Gates	
1.	A)Convert the following numbers	(L4)(5M)
	$i)(41.6875)_{10}$ to Hexadecimal number $ii)(11001101.0101)_2$ to base-8 and be	ase-4
	iii)(4567) ₁₀ to base2	
	B) Subtract (111001) ₂ from (101011) using 1's complement?	(L4)(5M)
2.	A)Represent the decimal number 8620 in i)BCD ii)Excess-3 code	(L4)(4M)
	B)perform (-20)-(-10) in binary using the signed-2's complement	(L4)(3M)
	C)Determine the value of base x if $(211)x=(152)_8$	(L4)(3M)
3.	A) Convert the following numbers	(L4)(3M)
	i) $(AB)_{16} = ()_{10} $ ii) $) (1234)_8 = ()_2 $ iii) $(101110.01)_2 = ()_8 $	
	B)Convert the following to binary and then to gray code (AB33) ₁₆	(L4) (4M)
	C)Perform the following Using BCD arithmetic (7129) $_{10}$ + (7711) $_{10}$	(L4) (3M)
4.	Simplify the Boolean expressions to minimum number of literals	
	i) $(A + B)(A + C')(B' + C')$	(L5) (4M)
	ii) $AB + (AC)' + AB'C(AB + C)$	(L5)(3M)
	iii) (A+B)' (A'+B')'	(L5)(3M)
5.	Explain the Binary codes with examples?	
6.	A) Simplify the Boolean expressions to minimum number of literals	(L5)(5M)
	i) $X' + XY + XZ' + XYZ'$ ii) $(X+Y)(X+Y')$	
	B) Obtain the Complement of Boolean Expression	(L5)(5M)
	i) $A+B+A'B'C$ ii) $AB + A(B+C) + B'(B+D)$	
7.	A) Convert the following to canonical forms	(L5)(5M)
	i) $F(x,y,z,w)=\sum (1,3,7,9,11,12)$ ii) $F(A,B,C)=\pi (0,3,6,7)$	
	B)Convert the given expression in standard POS form Y= A.(A+B+C)	(L5)(5M)
8	A)Prove that the sum of all minterms of Boolean function for three variable is 1	(L5)(5M)
	B)Show that the dual of the Ex-or is equal to its complement?	(L5) (5M)

9. A)Obtain the dual of the following Boolean Expressions	(L5) (5M)
i) AB'C+AB'D+AB' ii)A'B'C'+ABC'+A'B'C'D	
B) Obtain the truth table for the function F=xy+xy'+y'z and design the circuit	(L5) (5M)
10. a) Given the two binary numbers X = 1010100 and Y = 1000011, perform the subtraction (i) X -Y and (ii) Y - X using 2's complements.b) What is meant by parity bit?	(L4) (2M) (L1) (2M)
c) Define duality property?	(L1)(2M)
d) Convert (4021.2) ₅ to its equivalent decimal?	(L4)(2M)
e) The given expression in canonical SOP form $Y = AC + AB + BC$	(L4)(2M)
<u>UNIT –II</u>	
Gate Level Minimization	
1. Simplify the following Boolean expression using K-MAP and implement using N	NAND gates.
F(W,X,Y,Z) = XZ + WXY + WYZ + WXZ	(L5) (10M)
2. Simplify the Boolean expression using K-MAP	(L5) (10M)
$F(A,B,C,D) = \sum m(1,2,3,8,9,10,11,14) + d(7,15)$	
3. Simplify the Boolean expression using K-map and implement using NOR gates	(L5) (10M)
$F(A,B,C,D) = \sum m(0,2,3,8,10,11,12,14)$	
4. Reduce the expression $f(x,y,z,w) = \pi M(0,2,7,8,9,10,11,15) + d(3,4)$ using K-Map?	(L5)(10M)
5. Simplify the Boolean expression using K-map	(L5) (10M)
$F(A,B,C,D,E) = \sum m(0,1,4,5,16,17,21,25,29)$	
6. Simplify the Boolean expression using tabulation method	(L5) (10M)
$F(A,B,C,D) = \sum m(0,5,7,8,9,10,11,14,15)$	
7. Implement the Boolean function F(A,B,C,D)= A'B'+C'D'+B'C' using the following gates i) NAND-AND ii) NOR-OR	ing two level (L5) (10M)
8. Reduce the expression using K-Map $F(x,y,z,w)=x(y+z')\;(x+y')\;(y+z+w')$	(L5) (10M)
9. Simplify the Boolean expression using K-MAP	(L5) (10M)
$F(A,B,C,D) = \pi M (3,5,6,7,11,13,14,15) + d(9,10,12)$	
10. a)What is meant by don't care condition?b) Define standard SOP form?c) Explain about Universal gates?	(L1) (2M) (L1) (2M) (L2) (2M)
d) Explain Gate Level Minimization?	(L2) (2M)
e)Define POS Form?	(L1)(2M)

Page 2 Digital Logic Design

<u>UNIT –III</u>

Combinational Logic

1. Implement BCD to 7-segment decoder for cathode type using 4:16 decoder?	(L5)(10M)
2. A)Implement the following Boolean function using 8:1 multiplexer	(L5)(5M)
F(A, B, C, D) = A'BD' + ACD + A'C'D + B'CD	
B)Explain about Full Adder?	(L2) (5M)
3. A) Explain about 2-bit Magnitude Comparator?	(L2) (5M)
B) Explain Full binay subtractor in detail?	(L2) (5M)
4. Design the combinational circuit binary to gray code?	(L5)(10M)
5. A)Explain about Binary Multiplier?	(L2) (5M)
B)What is memory decoding? Explain about the construction of 4 X 4 RAM?	(L2) (5M)
6. A)Implement the following Boolean function using 8:1 multiplexer	(L5)(5M)
$F(A,B,C.D) = \Sigma m (0,1,2,5,7,8,9,14,15)$ B) Explain about Decimal Adder?	(L2) (5M)
7. A)Design a 4 bit adder-subtractor circuit and explain the operation in detail?	(L5)(5M)
B) Explain the functionality of a Multiplexer?	(L2) (5M)
8. Implement BCD to 7-segment decoder for common anode using 4:16 decoder?	(L5) (10M)
9. A)Design a 4 bit binary parallel subtractor and the explain operation in detail?	(L5)(5M)
B) Design the combinational circuit of Binary to Excess-3 code convertors?	(L5)(5M)
10. a) What is the truth table of Half-subtractor?	(L1) (2M)
b) Define priority encoder?	(L1) (2M)
c) Explain the design procedure for combinational circuit?	(L1)(2M)
d) Design 4 bit parallel Adder?	(L5)(2M)
e)Define Multiplexer and applications of multiplexer?	(L1) (2M)
<u>UNIT –IV</u>	
Synchronous Sequential Logic	
1. A) Explain the Logic diagram of JK flip-flop?	(L2) (5M)
B) Write difference between Combinational & Sequential circuits?	(L4) (5M)
2. A) Explain the Logic diagram of SR flip-flop?	(L2) (5M)
B) Design and draw the 3 bit up-down synchronous counter?	(L5)(5M)
3. A) Draw and explain the operation of D Flip-Flop?	(L5)(5M)
B) Explain about Shift Registers?	(L2)(5M)

4. A) Draw and explain the operation of T Flip-Flop?B) Explain about Ring counter?5. A) Explain about ripple counter?B) What is state assignment? Explain with a suitable example?	(L5) (5M) (L2) (5M) (L2) (5M)
5. A) Explain about ripple counter?B) What is state assignment? Explain with a suitable example?	(L2) (5M)
B) What is state assignment? Explain with a suitable example?	
	(7.0) (7.14)
	(L2)(5M)
6. Explain the working of the following	(L2 & L5) (10M)
i) J-K flip-flop	
ii) S- R flip-flop	
iii) D flip-flop	
7. Explain the design of a 4 bit binary counter with parallel load in detail?	? (L2) (10M)
8. What is race-around condition? How does it set eliminate is a Master –s	slave J-K flip-flop? (L2)(10M
9. A) Explain synchronous and ripple counters compare their merits and d	lemerits? (L2) (5M)
B) Design a 4 bit binary synchronous counters with D-flip flop?	(L5 (5M)
10. a)Write the truth table of clocked T- Flip Flop?	(L1) (2M)
b) Define shift registers?	(L1) (2M)
c) Write the differences between latches and flip flops?	(L1)(2M)
d) Write the differences between synchronous and asynchronous	counters? (L1) (2M)
e)Define Flip-flop and various types of flip flops?	(L1) (2M)
<u>UNIT –V</u>	
Memory and Programmable Logic, Digital Logic	<u>Circuits</u>
1. A) Write difference between PROM &PLA &PAL?	(L4)(5M)
B) Explain about Hamming code?	(L2)(5M)
2. Encode the 11-bit code 10111011101 into 15 bit information code?	(L3)(10M)
3. Implement the following function using PLA $A(x,y,z) = \sum m(1,2,4,6) B(x,y,z) = \sum m(0,1,6,7) C(x,y,z) = \sum m(0,1,6,7$	(L5)(10M) n(2,6)
4. Design PAL for a combinational circuit that squares a 3 bit number?	(L5)(10M)
5. Write about the following	(L2)(10M)
i) Transistor-transistor Logic (TTL)	
ii) Emitter – coupled Logic (ECL)	
iii) CMOS Logic	
6. Construct the PROM using the conversion from BCD code to Excess-	3 code? (L5)(10M)
7. Implement the following functions using PLA. $A(x,y,z) = \sum m(1,2,4,6) \ B(x,y,z) = \sum m(0,1,6,7) \ c(x,y,z) = \sum m(0,1,6$	(L5)(10M) Cm(2,6)
8. A)Construct the PROM using the conversion from BCD code to Exce	ess-3 code? (L5)(10M)

	QUESTION BANK	2016
9. A)Explain about TTL family ?	I)	L2)(5M)
B) Explain about memory decoding error detection and correction?	(I	L2)(5M)
10. a)Write the difference between PLA & PAL?	(I	L1) (2M)
b) Define fan out of a logic gate ?	(I	L1) (2M)
c) What is the function of EAROM?	(I	L1) (2M)
d) Define CMOS?	(I	L1) (2M)
e) Write a short notes on Programmable array Logic?	(I	L1) (2M)

Prepared by: J.Suneetha, E.Murali



SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR

Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (OBJECTIVE)

Subject with Code : Digital Logic Design(15A04306) Course & Branch: B.Tech - CSE

Regulation: R15 Year & Sem: II-B.Tech & I-Sem

UNIT - I

Binary Systems, Boolean Alegebra & Logic Gates

1.	(75.23) is a Octal nu	mber convert to it equ	nivalent binary number		[]
	A) 1110111.110111	B) 111110.010110	C)1111111.110110	D)111101.010	011	
2.	9's complement of	1234 is			[]
	A) 8764	B) 8765	C) 7886	D) 7768		
3.	Find 2's complement	t of (11000100)			[]
	A) 00111100	B) 110000100	C) 1010101010	D) none		
4.	Non-weighted code	is			[]
	A) Gray code	B) Decimal	C) Binary	D) octal		
5.	Decimal value base	is	. <u></u>		[]
	A) 10	B) 8	C)16	D) 2		
6.	$A^{1}B^{1} = $				[]
	A) $A^{1}+B^{1}$	$B) (A+B)^1$	C) AB	D) A+B		
7.	Which gate have any A)EX-OR	one input is high the B)NAND	en the output is high C)NOT	D) EX-NOR	[]
8.	Convert 0.5 decimal n	/	,	,	[]
	A)0.1011 E	3) 0.1011	C) 0.1000	D) 0.1010110		
9.	BCD code for 92				[]
	A) 011010010010	B) 000100000101	C) 10010010	D) 10010011		
10	. 10's complement of	(52520) _{10 is}			[]
	A) 42479	B)47479	C)47480	D)47481		
11	$(52)_8$ is decimal eq	uivalent to			[]
	A) (50) ₁₀	B) (42) ₁₀	C) (64) ₁₀	D) (35) ₁₀		
12	. A decimal number 1	9 is in excess 3 code	is written as		[]
	A) 00110	B) 10110	C) 10110	D) 0011		

			QUESTION B	ANK 2	2016
13. The higher signif	ïcant bit of this result is c	called		[]
A) Sum	B) carry	C) 0	D) none		
14. Distributive law	is			[]
A) $A(B+C) = AB$	B+AC B) AB=BA	C) A+(B+C)=	(A+B)+C D)	none	
15. A+1 =				[]
A) A	B) 1	C) 0	D) none		
16. ABC+ABC'=				[]
A) A	B) AB	C) C	D) AC		
17. A+AB=				[]
A) 1	B)0	C) A	D) none		
18. Decimal 20 is in	binary number system is			[]
A) 10101	B) 1111	C) 10100	D) 11001		
19. Find 1's compler	ment of (11010100)		ŕ	[]
A) 00101011	B) 11010100		D) none		-
•	imum number of differen		,	olean va	ariables'
20. What is the man			s myorymg in Bo	[]
A) n^2	B)2 ⁿ	C)2*n	D)2 ²ⁿ	L	J
,	represent the sign of the n	,	5)2	[]
A) MSB	B)LSB	C)both	D)none	L	J
•	nerate complement of ou	•	·	_ []
A) NOT	B) NAND	C)OR	D) XNOR	- L	J
•	s are non weighted codes	C)OK	D) ANOR	Г	1
A) Gray	B) decimal codes	C) binary	D) none	L	J
, ,	+C) is1	•	D) none	г	1
A) Associative la		law C) Distrib	utiva lavy D) nan	[]
ŕ	·	•	ŕ	-	1
	hted code			l]
A) gray	•	C) excess-3	,	r	7
	ry value convert to it equ			[]
A) 71	B) 70	,	D) 11	F	7
	e convert to it equivalent			[]
A) 8	B) 23	C) 33	D) none		
					7
28. ASCII stand for_				[]
A)American stan	dard coded for information	•	C) both D)	[none	J

			QUESTION BANK	2016
29 theorem sta	tes that $A+B=B+A$	Λ	[]
A)Consensus theo		C) associative law		
30. A.A 1 =	•	,]	
A)1	B)0	 C) A	D) none	1
31. $A+A^{1}B=$,	,	·	1
			D)]
,	B) A+BA	C) 0	D) none	
32. Convert AB6 to bi	nary		[]
A) 101011010010	B) 1010101101	110 C) 101010101	D) 10101111	
33. Product terms is a	lso called as		[]
A) Max terms	B) Minter	rms C)both	A&B D) none	
34. (r-1)'s compleme	nt is also called as		[]
A)Radix	B) Dimni	shed radix C	C)2 D)15	
35. Which gate is gene	erate complement	of output to given inpu	ıt [[]
A) NOT	B) NAND	C)OR	D) XNOR	
36. The of	digital logic gate re	efers to the number of	inputs	[]
A) Fan-in	B) fan-out		D) none	
37. Sum terms is also	,	,	·	[]
		erms C)both		. ,
38. (A+B)+C=A+(B+				[]
A)Associative law		utative law C) Distr		L J
,	,	utative law C) Disti	,	г 1
39. (231) ₄ convert to		G) 42		[]
A) 45	B) 43	C) 42	D) none	
40. 53 is decimal valu	e convert to its bina	ary value		[]
A) 110101	B) 110010	C) 110101	D) 11001	

$\underline{UNIT-II}$

Gate Level Minimization

1.	Vietch diagram also k	cnown as			[]
	A) Karnaugh map	B) logic gate	C) BSD	D) none		
2.	2 variable k map cont	cains ce	lls		[]
	A)8	B) 4	C)2	D)12		
3.	The map method is fi	rst proposed by			[]
	A) Vietch	B) charlas	C) karnauş	gh D) none		
4.	A grouping of 8 bits	in K-map known a	ns		[]
	A)byte	B) octet	C) quad	D) isolated		
5.	Example of UNIVER	SAL GATE is			[]
	A)NAND	B)NOT	C) OR	D) none		
6.	The code used for lab	eling the cells of k	map is	_	[]
	A) gray	B) octal	C) BCD	D) none		
7.	AND Gate requires_	Minimum nı	umber of inputs.		[]
	A)2	B)1	C)4	D) none		
8.	A pair is a group of _	adjacent ce	ells in a k-map		[]
	A) 2	B) 4	C)8	D) 16		
9.	3 variable k map cont	cains ce	lls		[]
	A) 6	B) 8	C) 5	D) 3		
10.	is a group of	f 8 adjacent cells in	K-Map		[]
	A)octet	B)pair	C) quad	D) none		
11.	don't care condition r	represented label as			[]
	A) S	3) X	C) d	D)both B&C		
12.	The output levels are	indicated by "X" or	r "d" in the truth	tables and are called	[]
	A) don't care condi	tions B) min	terms C) o	output D) none		
13.	Which gate is not un	iversal gate			[]
	A) NAND	B) NOR	C) XOR	D) none		
14.	Consider the following	ng Boolean function	of four variable	s $f(w,x,y,z) = \sum m(1,3,4,1)$	1,12,14	The
	function is				[]
	A) independent of	f one variable	B)ind	dependent of two variab	les	
	C) independent of	f three variables	D) D	ependant on all the varia	ables	

			QUESTION B	ANK 2	016
15. 4 variable k map	contains	cells		[]
A) 12	B) 16	C) 15	D) 3		
16. In K-map Pair eli	minates	variable from outp	out expression.	[]
A) One	B)Two	C)Three	D)Zero		
17. In K-map Quad e	eliminates	variable from ou	tput expression.	[]
A) One	B)Two	C)Three	D)Zero		
18. In K-map octet e	liminates	variable from ou	tput expression.	[]
A) One	B)Two	C)Three	D)Zero		
19. 5 variable k map c	contains c	eells		[]
A) 32	B) 36	C) 15	D) 3		
20. The sum of all the	minterms of a given	Boolean function is e	qual to	[]
A) Zero	B)One	C)Two	D)Three		
21. The product of all	the maxterms of a gi	ven Boolean function	is equal to	[]
A) Zero	B)One	C)Two	D)Three		
22. Let $f(A,B) = A + B$,	simplified expression	n for function f(f(x+y,	y),z) is	[]
A) $x+y+z$	B)xyz	C)1	D)xy+z		
23. Maximum number	r of prime implicants	with n binary variable	e in the reduced expr	ession is	[]
A) 2 ⁿ	B) 2*n	C)2 ⁿ⁻¹	D)2+n		
24.The Logical expres	sion $y = \sum m(0,3,6,7,1)$	0,12,15) is equivalent	to]]
A) $Y = \pi M(0,3,6,7,10)$,12,15)	B) $y=\pi M(1,2,4.,5,8,$	9,11,13,14)		
C) $Y = \sum M(0,3,6,7,10)$,12,15)	B)y= $\sum M(1,2,4.,5,8)$,9,11,13,14)		
25. The minimum num function $f = (x'+y')(z')$	•	O gates required to imp	plement the following	g Boolea [n]
A) 3	B)4	C)5	D)6		
26.What is the value o	f B+B'A			[]
A)A	B)B	C)0	D)A+B		
27 method is us	ed for to simplify the	boolean expressions		[]
A) K-map	B)Algebric ru	ıles C)Tabular m	ethod D)ALL		

				QUESTION	I BANK 2	016
28. The pictorial rep	presentation of tr	ruth table is als	so called as	_	[]
A) K-Map	B)Tabular ma	p C)Bo	oth A&B	D)None		
29. The map metho	d is modified by		_		[]
A) Vietch	B) charlas	C) l	karnaugh	D) none		
30. The Sum of pro	oduct Boolean ex	pression repre	esented the sym	nbol is	[]
Α) π	B) ∑	C)€		D)∞		
31. The Product of	sum Boolean ex	pression repre	sented the sym	bol is	[]
Α) π	B) ∑	C)€		D)∞		
32 m	ethod is also cal	led as Quine-l	Mc Cluskey m	ethod	[]
A) K-map	B)Tabular	C)Gr	aph	D)None		
33.The minimized of	expression of Y=	A'B'C+A'BO	C is		[]
A) A'B	B)A'C	C)AI	3	D)BC		
34. The minimized	expression of Y=	=A'B'C+A'BO	C+ABC+ABC'	is	[]
A) AC+BC	B) A+C	C)A'	C+AB	D)AB		
35. The Boolean ex	pression is f(A,E	3,C,D) of m7	representation	is	[]
A) ABCD	B) ABC'D'	C)A'	BCD	D)A'B'C'D'		
35. The Boolean ex	pression is f(A,E	3,C,D) of M	12 representati	on is	[]
A) $A+B+C+D$	B) A+	B+C+'D'	C)A'+B+C+	-D D)A'+E	3'+C+D	
36. In K-map using	the sequences co	odes are			[]
A) Excess-3	B)Gra	y	C)Binary	D)BCD		
37. 2 NAND gates	equivalent to	function.			[]
A)AND	2)OR	C)Ex-OR	D)Ex-NOR			
38. 3 NAND gates	equivalent to	function.			[]
A)AND	2)OR	C)Ex-OR	D)Ex-NOR			
39. 2 NOR gates ed	quivalent to	_ function.			[]
A)AND	2)OR	C)Ex-OR	D)Ex-NOR			
40. 3 NOR gates ed	quivalent to	_ function.			[]
A)AND	2)OR	C)Ex-OR	D)Ex-NOR			

<u>UNIT – III</u>

Combinational Logic

1.	A Combinational circ	cuits consists of	_		[]
	A) Input variables	B) logic gate	es C) output va	riables D) a	ll of the	se
2.	circuits needs to	wo binary inputs and	two binary outputs.		[]
	A) Full adder	B) half adder	C) sequential	D) counter		
3.	In half adder circuit t	the inputs are high sur	n is and carry		[]
	A) 0,0	B) 0,1	C) 1,0	D) 1,1		
4.	A is a combinate	tional circuit that con-	verts binary information	n from n input	s lines to	o a
	maximum of 2 ⁿ uniqu	ue output lines.			[]
	A) Encoder	B) Decoder	C) both A & B	D) none of t	these	
5.	circuits needs t	three binary inputs an	d two binary outputs.		[]
	A) Full adder	B) half adder C) co	ombinational logic	D) none		
6.	A decoder with n inpu	uts then it produce	out puts		[]
_	A) 2n	B)2 ⁿ	C)n	D) n+2		c a n
7.		ional circuit that conv	erts binary information	from n inputs	-	-
	unique output lines.	and an Chath A P	D D) none of th	200	L	J
8	In which circuits mem	coder C) both A &	B D) none of the	iese	Γ]
0.		s B) synchronous circ	euits C) both	D) n	-	J
9.	•	· •	n is and carry	•	[]
	B) 0,0	B) 0,1	C) 1,0	D) 1,1		
10	. In full subtractor cire	cuit, the inputs are hig	gh sum is and carry	·	[]
	A) 0,0	B) 0,1	C) 1,0	D) 1,1		
11	. A_is a special com	nbinational circuit des	igned to compare the b	inary variable	s. []
	A) Multiplexer	B)Decoder	C)Comparator	D)Demultip	lexer	
12.	A circuit with	n inputs and produce	2 ⁿ outputs.		[]
	A) Multiplexer F	B)Decoder	C)Comparator	D)Demultip	lexer	
13.	circuit acts a	s inverse operation of	a decoder.		[]
	A) Decoder B)M	Iultiplexer	C)Encoder	D)ALL		
14.	A circuit with	2 ⁿ inputs and produce	e n data outputs.		[]
	A) Multiplexer B)	Encoder Encoder	C)Decoder	D)None		
15.	In, if two	or more inputs are eq	ual to 1 at the same tim	e, the input ha	eving the	e highest
Pri	ority will take precede	ence.			[]

A)Encoder	B)priority encoder	C)Decoder	D)priority encod6er		
16. In circ	uits consists of 2 ⁿ inpu	ts with one output		[]
A) Multiplexer	-	C)Dec	oder D)None		
· · · · · ·		es and selection l	•	[]
A) 2n	B) n	C) 1	D) 2+n	L	J
,	,	•		г	1
	-	re to implement 16*1 m		[]
A) 5	B) 4	C) 3	D) 8	11 - J	
addition	speeding up the proce	ess by eliminating inter	stage carry delay is ca		
	B) Carry Look Ahea	d C) Parallel	D) None	[]
•	s also called as	·	D) None	[1
A) Binary		 C) Both A&F	B D) None	L	J
, , , , , , , , , , , , , , , , , , ,	um simplified expressi	•	D) I (one	[1
A) AB+A'B'	•	C) Both A&F	B D) None	L	,
*	,	half adders and	,	[]
A) 3, AND	B) 4, AND		_		
23. In parallel adde	r or subtractor the mod	le input m=1 the circuit	t acts as a	[]
A) Adder	B) Subtractor	r C) Both A&F	B D) Multiplier		
24. In parallel adde	r or subtractor the mod	le input m=0 the circuit	t acts as a	[]
A) Adder	B) Subtractor	r C) Both A&F	B D) Multiplier		
25. The add	der is a sequential circu			[]
A) Serial	•	C) Both A & B	D) None		
	der is a Combinational			[]
A) Serial		C) Both A & B	D) None	r	-
	der is work as slower.	C\ D 41 A 0 D	D) M	[]
A) Serial		C) Both A & B	D) None	F	1
A) Serial	der is work as faster.	C) Both A & B	D) None	L	J
•	· -	Itiple output logic circu	<i>'</i>	[1
A) Multiplex			D) None	L	J
_	gates required to imple		D) I tolk	[]
	and 1- AND	B) 2-Ex-OR and 1- O	PR	L	J
,		D) 1-Ex-OR , 2- AN			
31. In half adder co	ircuit the inputs are 1,	0 then sum is and c	carry is	[]
A) 0,0	B) 0,1	C) 1,0	D) 1,1		
32. In full subtra	ctor the inputs are low	then difference is	& barrow is	[1
A) 0,0	B) 0,1	C) 1,0	D) 1,1	L	J
	,		,	г	1
55. In full subtra	ctor the inputs are high	n then difference is	& barrow 1s	L	j

		(QUESTION BAN	1K 20	016
A) 0,0	B) 0,1	C) 1,0	D) 1,1		
34. Decimal adder is als	o called as			[]
A) Binary adder	B) BCD Adder	C) Binary Subtracto	or D) None		
35 adder uses s	hift register			[]
A) Serial	B) Parallel	C) Both A&B	B) None		
36. In circuit the	ere are no selection line	es		[]
A) Multiplexer	B) Demultiplexer	C) Decoder D) N	one		
37. In circuit the	e selection of specific of	output line is control	by the value of	selectio	n lines
				[]
A) Multiplexer	B) Demultiplexer	C) Decoder D) N	one		
38. In full adder the sim	plified carry output is			[]
A) AB+AC+BC	B) AB'+A'C+BC'	C) A'B+A'C+BC	D) None		
39. In Half adder the sin	aplified carry output is			[]
A) BC	B) AB	C) A'B	D) None		
40 adder uses re	gister with parallel load	l capacity		[]
A) Serial	B) Parallel	C) Both A&B	B) None		

<u>UNIT – IV</u> <u>Synchronous Sequential Logic</u>

4				
1.	In D-flip flop the input D=0 the output isA) 1 B) 0		D) 10	[]
2	In asynchronous are to design) A	D) 10	[]
۷.	A) easy B) difficult (^) hoth ∆&R	D) medium	L J
3	In SR latch the S referred to	c) both recb	D) medium	[]
٥.	A) Synchronous B) set	C) start	D) none	L J
4.	In T flip flop the input T=1 then Qn+1 is		D) none	[]
			D) 0	
5.	In SR latch s=1,r=1 the state is	-, (_, ,	[]
		C) set	D) indetermin	-
6.	In synchronous counter, if then flip flop	p complements the inj	put at the time	of clock
	edges			[]
	A) T=1 B) J=K=1 C) bo	oth A & B	D) none	
_		1.0		
7.	In Binary counter counts in binary coded deci		_ and back to (0000.
0	,	D) 0000		
8.	10. In SR latch the R referred to	D)		
0	A)Synchronous B) Reset C) set			11
9.	A is a circular shift register with only on	ie mp nop being set a	t any particular	
	others are cleared. A) ring counter B) shift register C	7) hinary acuntar	D) none of the	
10	A sequential circuits consists of	2) billary counter	D) none of the	
10.	_	Λ & D	D) all of these	[]
11	A) storage element B) logic gates C) both	A& D	D) all of these	г 1
11.	D-flip flop is also known as	1. (1	D)	[]
12	A) Delay flip flop B) SR latch C) JK fl Flip flops are used for	lip flop	D) none	[]
12.		C) both		L J
12	A) Memory element B) delay element			г 1
13.	A J-K flip flop is in "No Change " condition			[]
	A) J=0 K=0 B) J=1 K=1	·	Ť	
14.	How is a JK Flip flop made to toggle state			[]
			D) J=1 K=0	
15.	In counter all the flip flops are clocked	•		[]
			D) none of the	se
16	. A J-K flip flop is in "No Change " condition			[]
			D) J=1 K=0	
17.	A is a register for counting the no of clock	-	-	[]
	· · · · · · · · · · · · · · · · · · ·	C) Flip Flop	D) Decoder	_
18.	How is a JK Flip flop made set state	~\ -		[]
		C) J=0 K=1	D) J=1 K=0	
19.	How is a SR Flip flop made set state	a) a o b d	D) G 4 = 0	[]
	B) S=0 R=0 B) S=1 R=1	C) S=0 R=1	D) S=1 R=0	

20.A is a group of flip flops				
			[]
,	•	D) none of the	iese	
21. In SR flip flop S=1,R=0 then the state is			[]
A) set B) reset	C) nochange	D) indeterminate stat	te	
22. T-flip flop is also known as	-		[]
A) Delay flip flop B) SR latch C) To	oggle flip flop	D) none		
23. In SR latch s=0,r=1 the state is			[]
A) No change B) reset	C) set	D) indetermi	inate	
24. In counter all the flip flops are clock	ted simultaneou	ısly	[]
A) Asynchronous B)Synchronous	C) Ripple	D) none of these		
25. In SR latch s=1,r=1 the state is			[]
A) No change B) reset	C) set	D) indeterminate		
26. In which circuits memory is required			[]
A) Sequential circuits B) synchronous		hA&B D) none		
27. Examples of sequential circuit	-		[]
A) Multiplexer B) Decoder C) fl	ip-flops	D) none		
28. 64 GB=			[]
A) 2^{30} B) 2^{36} C) 2^{32}		D) none of these		
29. In JK flip flop j=1,k=1 then the state is			[]
A) Q_n^1 B) Q_n C) bo		ne of these	L	•
30. In which circuits memory is not required	,		ſ]
A) Sequential circuits B) synchronous circ	cuits C) bot	h D) no	ne	-
31. In synchronous counter, if then flip t				1-
31. In syncinous counter, if then the	100 COMPICING			K
· · · · · · · · · · · · · · · · · · ·	iop complemen		_	_
edges		-	_]
edges A)T=1 B) J=K=1 C) both A &	B D) noi	-	[]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented using	B D) nor	ne	_	_
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented using A)SR Flip flop B) JK flip flop	B D) nor C) Both A&B	ne	[]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented using	B D) nor C) Both A&B state	ne	[]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented using A)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput is A) Synchronous B) set C) start	B D) non C) Both A&B state D) none	ne B D)None	[]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented usingA)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput isA) Synchronous B) set C) start 34. In the binary synchronous counter if the presented in the presented	B D) non C) Both A&B state D) none	ne B D)None	[[A ₀ =001]] 1,
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented usingA)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput isA) Synchronous B) set C) start 34. In the binary synchronous counter if the pretent then the next count is	B D) nor C) Both A&B state D) none esent state of a 4	ne D)None 1-bit counter is A_3A_2A	[]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented usingA)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput is A) Synchronous B) set C) start 34. In the binary synchronous counter if the pretent then the next count is A) 0010 B) 0100 C) 0101	B D) non C) Both A&B state D) none esent state of a 4	ne D)None 4-bit counter is A_3A_2A ese	[[.1A ₀ =001]] 1,]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented usingA)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput isA) Synchronous B) set C) start 34. In the binary synchronous counter if the pretent then the next count is	B D) non C) Both A&B state D) none esent state of a 4	ne D)None 4-bit counter is A_3A_2A ese	[$[$ $[$ $]$ A_0 =001 $[$ ar time, a]] 1,]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented usingA)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput isA) Synchronous B) set C) start 34. In the binary synchronous counter if the pretentent the next count isA) 0010 B) 0100 C) 0101 35. A is a circular shift register with only others are cleared.	B D) nor C) Both A&B state D) none esent state of a 4 D) none of the one flip flop be	ne D)None 4-bit counter is A_3A_2A ese esing set at any particular	[]] 1,]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented usingA)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput isA) Synchronous B) set C) start 34. In the binary synchronous counter if the pretenten the next count isA) 0010 B) 0100 C) 0101 35. A is a circular shift register with only others are cleared. A) ring counter B) shift register	B D) non C) Both A&B state D) none esent state of a 4 D) none of the one flip flop be C) binary cou	D)None 1-bit counter is $A_3A_2A_3$ ese eing set at any particulanter D) none of the	[$[$ $[$ $]$ A_0 =001 $[$ $]$ ar time, a $[$ $]$ $[$ $]$ $[$ $]$ $[$ $]$ $[$ $]$]]] 1,] all]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented usingA)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput isA) Synchronous B) set C) start 34. In the binary synchronous counter if the pretentent the next count isA) 0010 B) 0100 C) 0101 35. A is a circular shift register with only others are cleared.	B D) non C) Both A&B state D) none esent state of a 4 D) none of the one flip flop be C) binary cou	D)None 1-bit counter is $A_3A_2A_3$ ese eing set at any particulanter D) none of the	[$[$ $[$ $]$ A_0 =001 $[$ $]$ ar time, a $[$ $]$ $]$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$]] 1,]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented usingA)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput isA) Synchronous B) set C) start 34. In the binary synchronous counter if the pretentent the next count isA) 0010 B) 0100 C) 0101 35. A is a circular shift register with only others are cleared. A) ring counter B) shift register 36. The characteristic equation of SR Flipflop is A) S+R'Qn B) S'+RQn 37. The characteristic equation of JK Flipflop is A) The characteristic equation of JK Flipflop is B) S'+RQn	B D) nor C) Both A&B state D) none esent state of a 4 D) none of the one flip flop be C) binary cou s Qn+1= C) S+R is Qn+1=	D)None 1-bit counter is A ₃ A ₂ A ese esing set at any particulanter D) none of the	[$[$ $[$ $]$ A_0 =001 $[$ $]$ ar time, a $[$ $]$ $]$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$]]] 1,] all]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented using A)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput is A) Synchronous B) set C) start 34. In the binary synchronous counter if the pretentent the next count is A) 0010 B) 0100 C) 0101 35. A is a circular shift register with only others are cleared. A) ring counter B) shift register 36. The characteristic equation of SR Flipflop in A) S+R'Qn B) S'+RQn	B D) nor C) Both A&B state D) none esent state of a 4 D) none of the one flip flop be C) binary cou s Qn+1= C) S+R is Qn+1=	ne D)None 4-bit counter is A ₃ A ₂ A ese esing set at any particulanter D) none of the	[$[$ $[$ $]$ $]$ $]$ $]$ $]$ $]$ $]$ $[$ $]$ $]$ $]$ $]$ $]$ $[$ $]$ $]$ $]$ $]$ $[$ $]$ $]$ $[$ $]$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$]]] 11,] all]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented usingA)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput isA) Synchronous B) set C) start 34. In the binary synchronous counter if the pretent then the next count isA) 0010 B) 0100 C) 0101 35. A is a circular shift register with only others are cleared. A) ring counter B) shift register 36. The characteristic equation of SR Flipflop in A) S+R'Qn B) S'+RQn 37. The characteristic equation of JK Flipflop in A) JQn'+KQn B) JQn'+K'Qn	B D) non C) Both A&B state D) none esent state of a 4 D) none of the one flip flop be C) binary course Qn+1= C) S+R is Qn+1= C) JQ	ne D)None 4-bit counter is A ₃ A ₂ A ese eing set at any particula nter D) none of th D) Qr n+KQn D) No	[$[$ $[$ $]$ $]$ $]$ $]$ $]$ $]$ $]$ $[$ $]$ $]$ $]$ $]$ $]$ $[$ $]$ $]$ $]$ $]$ $[$ $]$ $]$ $[$ $]$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$]]] 11,] all]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented using A)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput is A) Synchronous B) set C) start 34. In the binary synchronous counter if the pretent then the next count is A) 0010 B) 0100 C) 0101 35. A is a circular shift register with only others are cleared. A) ring counter B) shift register 36. The characteristic equation of SR Flipflop is A) S+R'Qn B) S'+RQn 37. The characteristic equation of JK Flipflop is A) JQn'+KQn B) JQn'+K'Qn 38. The characteristic equation of T Flipflop is	B D) non C) Both A&B state D) none esent state of a 4 D) none of the one flip flop be C) binary course Qn+1= C) S+R Es Qn+1= C) JQn Qn+1=	D)None 4-bit counter is A ₃ A ₂ A ese sing set at any particulanter D) none of the D) Qr n+KQn D) No	[[ar time, a [bese [n]]]]]]]]]]]]]]] 1,] all]]
edges A)T=1 B) J=K=1 C) both A & 32. Master slave flip flop implemented usingA)SR Flip flop B) JK flip flop 33. In D latch the input is 1 then ouput isA) Synchronous B) set C) start 34. In the binary synchronous counter if the pretent then the next count isA) 0010 B) 0100 C) 0101 35. A is a circular shift register with only others are cleared. A) ring counter B) shift register 36. The characteristic equation of SR Flipflop in A) S+R'Qn B) S'+RQn 37. The characteristic equation of JK Flipflop in A) JQn'+KQn B) JQn'+K'Qn	B D) non C) Both A&B state D) none esent state of a 4 D) none of the one flip flop be C) binary course Qn+1= C) S+R Es Qn+1= C) JQn Qn+1=	ne D)None 4-bit counter is A ₃ A ₂ A ese eing set at any particula nter D) none of th D) Qr n+KQn D) No	[$[$ $[$ $]$ $]$ $]$ $]$ $]$ $]$ $]$ $[$ $]$ $]$ $]$ $]$ $]$ $[$ $]$ $]$ $]$ $]$ $[$ $]$ $]$ $[$ $]$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $]$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $[$ $]$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$ $[$]]] 1,] all]]

A) DQn	B) D'Qn'	C) D'	D) D
40 sequenti A) Asynchronous	al circuit is easier to desig B)Synchronous	n C) Ripple	[] D) none of these
<u>Mer</u>	<u>UN</u> nory and Programmable	NIT – V Logic , Digital Logic	<u>Circuits</u>
RAM performs _ A) Read	operations B) write	C) both A&B	[] D)none
2. PAL stands	·		[]
	e logic array B) programm ores binary information in B) bytes		
4.SRAM is made of v	withB) register	- C) latches	[] D) counter
	f memories are used in dig B) 3		[] D) 5
6. DRAM abbreviated	d as	,	[]
•	B)Determinate RAM ROM is required		D) none
A) 2 ⁿ	B) 2*n	C) n+1	D) n
· · · · · · · · · · · · · · · · · · ·	•	read/write input valu	e is 1 then which indicates
operation to be A) read	B) write	C) both A & B	[] D) none of these
•	method if the data bits are	·	<i>'</i>
A) 5	B) 4	C) 3	D) none of these
· ·	ion is stored in memory	-, -	[]
A)Binary	B) decimal	C) octal	D) none
-	oring data into the memory		[]
A) read 12.TTL is	B) write	C) delete	D) none of these
A) Transistor- Tra	ansistor Logic	B) Transistor- Transf	er Logic
C) Transistor- Ta	msmitter Logic	D) none of these	
-	ogrammable logic device	with a fixed OR array	and a programmable AND
array. A) PAL	B) PLA	C) DDOM	D) none of these
,	,	C) PROM	ווטוופ Of these r - 1
	binary information permai	•	B D) none of these
A) RAM	B) ROM	C) both A & I	•
A) 10001	technique, if the data does B)0000	s not nave any error, th C) 1001	
A) 10001	טטטטענם	C) 1001	D) 1111

16. The is	a programmab	le logic device	with a fixed AND ar	ray and a progra	mmabl	e OR
array.					[]
A) PAL		B) PLA	C) PROM	D) no	one of t	hese
17.A group of eig	th bits is called	l a			[]
A) Bits		B) byte	C) kilobyte	D) no	one of t	hese
18. The read only	memory is a _	device			[]
A) Programn	nable logic	B) combinat	ional logic C) A & B	D) no	one	
19.ROM perform	soperation	•			[]
A) Read		B) Write	C) Both A&	bB D)No	one	
20.Types of ROM	I memories are	·			[]
A) EPROM	B) EE	PROM	C) PROM	D) A	ll of the	ese.
21.EEPROM abb	reviated as				[]
A) Erasable -	- Erasable PRC	M B) El	ectrically Erasable PF	ROM		
C) Electricall	y- Electrically	PROM D) no	one of these			
22 is a nor	saturated digita	al logic family	.		[]
A) ECL	B) TT	L	C) both A & B	D) none of the	nese	
23.64 GB=					[]
A) 2^{30}	B) 2^{36}		C) 2^{32}	D) none of the	nese.	
24. The process of	of transferring th	he stored data	out of memory is refe	erredoperation	on.[]
A) write		B) read	C) both A & B	D) no	one	
25. The is	a programmab!	le logic device	with a programmable	e OR array and a	ı progra	ammable
AND array.	1 0	C	1 0	•	[]
•	B) PLA	C) PROM	D) none of	these	L	J
26. 1 GB=	D) I LI I	C) 110111	D) none of	these.	[]
	C) 2 ³² D) no	ne of these			L	ı
27 is a ve					Г	1
	•		D) all		[J
	B) RAM	C) PROM	D) all		r	1
28. RAM is	•		G) 1 1 5)		[]
	y memory B) p	ermanent men	nory C) both D) non	e		
29. PLA stands					[]
, 0	•		able array logic C) bo	•		
•			re 7 range then the par	•	_ []
A) 5	B) 4	C) 3	D) r	none of these		
21 CD AM 11	1				г	7
31. SRAM abbre			' DAM D		[J
A) Static RAI	,	. •	rnamic RAM D) r	ione	r	1
32. The process of A) read	if retrieving dat	a into the men B) write	nory is called C) delete	D) none of the	hoso	J
33.ECL is		b) write	C) delete	D) Home of the	lese [1
	– - Transistor Lo	gic	B) Emitter- coupled	d Logic	L	J
	Γamsmitter Lo	_	D) none of these			
34. A group of 16		_	,		ſ	1
<u></u>		·			L	J

A) Bits	B) word	C) kilo	obyte	D) 2 v	vords	
	ory enable input is activ	e, and read/write in	ıput val	lue is 0 then wh	ich ind	licates
operation to be	•				[]
A) read	B) write	C) bot	h A &	B D) not	ne of th	iese
36.A group of 32 bi	ts is called a				[]
A) Bits	B) word	C) kilo	obyte	D)Double wo	rd	
37 memory c	onsist of High cost.				[]
A)SRAM	B)DRAM	I C)Bot	h A& E	B D)Noi	ne	
38 memory	consist of low cost.				[]
A)SRAM	B)DRAM	I C)Bot	h A& E	B D)Noi	ne	
39 erased with a	n electrical signal inste	ad of ultraviolet ligl	ht.		[]
A) Erasable – E	Erasable PROM B) Electrically Erasal	ole PRO	OM		
C) Electrically-	Electrically PROM D) none of these				
40. placed under a	special ultraviolet light	for a given period	of time	will erase the r	attern	in
ROM.				1	ſ	1
A)ROM	B)PROM	C)EPROM	$D)E^2F$	PROM	L	,

Prepared by: _J.Suneetha, Dept.of CSE(SIETK), E.Murali, Dept.of CSE (SISTK)