

Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (DESCRIPTIVE)

Course & Branch: B.Tech - CSE **Subject with Code**: (13A04507)

Regulation: R13 Year & Sem: III-B.Tech & I-Sem

<u>UNIT –I</u>

Microprocessors-Evolution and Introduction

1.	Draw and explain the architecture of 8085.	[CO1] [LI]10M
2.	Explain all addressing modes of 8085 with related examples.	[CO2] [L4]10M
3.	(a) Compare the features of 8086 and 8085 processor.	[CO1] [L4]03M
	(b) Explain how pipelining is achieved in 8086.	[CO1] [L1]02M
	(c) Define the function of following pins in 8086.	[CO1] [LI]05M
	(i)ALE (ii) INTR (iii) HOLD (iv) $\overline{\text{TEST}}$ (v) DT/ \overline{R}	
4.	Explain with neat diagram how 8086 access a byte or word from even and	l odd memory banks.
		[CO1] [LI]10M
5.	Draw and explain the architecture of 8086.	[CO1] [LI]10M
6.	(a) Explain the concept of segmented memory. What are its advantages?	[CO1] [LI]05M
	(b)Write the differences between procedure and macro with an example.	[CO2] [LI]05M
7.	(a)Briefly explain the register organization of 8085.	[CO1] [LI]05M
	(b) Define interrupt & Types of interrupts in 8085.	[CO1] [LI]05M
8.	Related to 8086 define the functions of pins used in	[CO1] [LI]2*5M
	(a) Minimum mode	
	(b) Maximum mode.	
9.	Explain in detail the register organization of 8086.	[CO1] [LI]10M
10	a) Differentiate microprocessor and microcontroller.	[CO1][LI]2M
	b) Compare the microprocessor 8086 with 8085	[CO1][L3]2M
	c) What is the difference between PC and instruction pointer (IP)?	[CO1] [LI]2M
	d) Define System BUS and their types?	[CO1] [LI]2M
	e) What is the function of DAA, XCHG and AAD instructions in 8086?	[CO2] [LI]2M



Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (DESCRIPTIVE)

Subject with Code: (13A04507) Course & Branch: B.Tech - CSE

Year & Sem: III-B.Tech & I-Sem **Regulation:** R13

UNIT -II

Addressing modes, Instruction set and Programming of 8086

1. Describe the addressing modes of 8086 with suitable examples. [CO2][**L4]10M** 2. Write an ALP program to sort the given numbers 08, 02, 07,03,06,04 and 05 in ascending order with flow chart. [CO2][**L4**]**10M** 3. (a)explain the following instructions [CO2][**LI**]5M

(ii) DAA (iii) CBW (iv) LAHF/SAHF (v) LDS (i)AAM

(b) Explain the addressing modes of 8086 with examples [CO2][**L4]5M**

(i) Register addressing mode

(ii) Indirect addressing mode.

(iii) Relative index addressing mode

4. With the help of examples define [CO2][LI]2*5M

(a) Logical instructions

(b) Flag manipulation instructions

5. Explain (a) shift and rotate instructions [CO2][**LI**]**2*5M**

(b) Arithmetic instructions

6. (a) what is the function of DAA instruction in 8086. [CO2][**LI]3M**

(b) What is the function of D and I flags in 8086? [CO1][**LI**]**2M**

(c) Define PUSH and POP instructions in 8086? [CO2][**LI**]5M

7. Write an ALP to add the multi-byte data F2354687H with C545689FH and store the result from the address 1000H: 2000H in the memory, with the lower order byte of result stored first.

[CO2][**LI**]10M

8. (a) Explain the purpose of following directives.

[CO2][**LI**]**2*5M**

(i)ORG (ii) EQU (iii) ASSUME (iv) MODEL (v) DW

(b)Describe the following instructions of 8086 with examples.

(i)STOS. (ii)TEST. (iii)ROL. (iv)CMC

9. (a)Define modular programming. List its features, advantages and disadvantages.

[CO1][**LI]5M**

(b) Compare procedure with macro.

[CO1] [**LI]05M**

10. (a)Define addressing mode? And their types in 8086 microprocessor.

[CO1] [LI]2M

- (b) How many memory locations can be addressed by a microprocessor with 14 address lines and draw its address mapping. [CO2] [LI]02M
- (c) List the available in branching instruction types in 8086 instruction set. [CO2] [LI]2M
- (d) What is the function of BHE' and ALE signals in the 8086?

[CO1] [LI]2M

(e) find the memory address from where the data can be accessed in the instruction, Mov BX,

[SI-110H], if segment address is 3000H and EA Is 1000H.

[CO2] [LI]2M



Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (DESCRIPTIVE)

Subject with Code: (13A04507) Course & Branch: B.Tech - CSE

Year & Sem: III-B.Tech & I-Sem **Regulation:** R13

<u>UNIT –III</u>

8086 Interrupts, Memory and I/O Interfacing

1.	Draw and explain interrupt vector table of 8086.	[CO3] [LI]10M
2.	Interface two 8K X 8EPROMS (2764) with the 8086 using logic gates such	ch that the memory
	address ranges assigned to them are FC000H – FFFFFH?	[CO3][[L6]10M
3.	Interface 16-bit output port to 8086. The output port should be mapped in	memory with address
	40000Н.	[CO3][[L6]10M
4.	Interface two 8K X 8EPROMS (2764) with the 8086 using an address dec	coder made up of the
	74138 IC and logic gates such that the memory address ranges assigned to	them are FC000H -
	FFFFH?	[CO3] [[L6]10M
5.	Interface four 8K X 8 RAM chips (6264) with the 8086, to assign the add	ress range 80000H-
	87FFFH using two 74138 ICs.	[CO3][[L6]10M
6.	Interface two 8K x 8 RAM chips (6264) with the 8086 using logic gates s	uch that the memory
	address ranges assigned to them are 00000H - 03FFFH?	[CO3][[L6]10M
7.	(a) Define I/O interfacing.	[CO3][[LI]3M
	(b) Define I/O instructions in 8086?	[CO3][[LI]3M
	(c) Explain I/O mapped and memory-mapped I/O.	[CO3][[LI]5M
8.	Describe how to Interface a CRT terminal with 8086.	[CO3][[L3]10M
9.	Define all the BIOS interrupts.	[CO3][[LI]10M
10	. (a) Difference between Memory mapped IO and IO mapped IO.	[CO3][[LI]2M
	(b) Write the major steps involved in interrupt service.	[CO3][[LI]2M
	(c) Describe the function of AEN and DT/R'.	[CO3][[LI]2M
	(d) How to enable and disable interrupts in 8086?	[CO3][[LI]2M
	(e) What is effective address? How it can be specified in instruction.	[CO3][[L4]2M

[CO4][**[L4]2M**

[CO4][[LI] 2M [CO4][**[LI]2M**

[CO4][[**LI**]2**M**



SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR

Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (DESCRIPTIVE)

Subject with Code: (13A04507) Course & Branch: B.Tech - CSE

Year & Sem: III-B.Tech & I-Sem **Regulation:** R13

<u>UNIT -IV</u>

Features and Interfacing of Programmable devices for 8086 System

	reactives and interfacing of Frogrammable devices for ov	oo bystem			
1.	Describe sequence of operations during data transfer between CPU and memory using 8237				
	DMA controller.	[CO4][[LI]10M			
2.	Explain mode-0 mode-1 and mode-2 of 8253 timer with neat timing diagra	ams. [CO4][[LI]10M			
3.	Explain the internal architecture of 8237 with its features.	[CO4][[LI]10M			
4.	Explain the internal architecture of 8251 with its features.	[CO4][[LI]10M			
5.	(a) With neat sketch how an 8255 is interfaced with 8086.	[CO4][[L3]5M			
	(b) Explain how 7-segment display can be interfaced with 8086.	[CO4][[L3]5M			
6.	Explain the internal architecture of 8255 with its features.	[CO4][[LI]10M			
7.	With the help of diagrams describe				
	(a) Interfacing ADC chip with 8086.	[CO4][[L3] 5M			
	(b) Interfacing push button switches and LEDs with 8086.	[CO4][[L3] 5M			
8.	(a)Draw and explain the internal architecture of 8259?	[CO4][[LI]5M			
	(b) Show the format of ICW-1, ICW-2.	[CO4][[LI] 5M			
9.	(a) List the hand shaking signals required for MODEM interface using 825	51. [CO4] [[LI]4M			
	(b) Write control word to set bit-4 of port C of 8255.	[CO4][[L4]4M			
	(c) What is the function of In-service register in 8086?	[CO4][[LI]2M			
10.	(a)Discuss about mode-3 operation in 8053 timer.	[CO4][[LI]2M			

Name of the Subject Page 1

(b)Define the role of address lines A0 & A1 in 8255?

(e)Discuss about mode-2 operation in 8053 timer.

(c)List any three features of 8253.

(d)Define the command register in 8237.



Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (DESCRIPTIVE)

Course & Branch: B.Tech - CSE **Subject with Code**: (13A04507)

Regulation: R13 Year & Sem: III-B.Tech & I-Sem

UNIT -V

Introduction to 8051 Microcontrollers

1.	Draw and explain internal structure of port 1 of 8051	[CO5][[LI]10M
2.	Draw and explain the architecture of 8051.	[CO5][[LI]10M
3.	With the help of diagrams. Explain	
	(a) Interfacing of 7-segment display with 8051.	[CO6] [L3]5M
	(b) Interfacing push button switches and LEDs with 8051.	[CO6] [L3]5M
4.	Explain in detail about 8051 serial ports?	[CO5] [LI]10M
5.	Explain in detail the different operating modes of timer in 8051.	[CO5] [LI]10M
6.	Define the following:	
	(a) Interrupt sources and interrupt vector address.	[CO5] [LI]4M
	(b) Enabling and disabling interrupts.	[CO5] [L3]3M
	(c) Interrupt priorities and polling sequence.	[CO5] [LI]3M
7.	Briefly discuss about the bit patterns of	
	(a)TMOD register.	[CO5] [LI]5M
	(b) TCON register.	[CO5] [LI]5M
8.	(a)Draw and explain the structure of port-1 port-2 of 8051.	[CO5] [LI]5M
	(b) Show the bit patterns of TMOD special function register.	[CO5] [LI] 5M
9.	Sketch and explain the interfacing of	
	(a) External program memory to 8051.	[CO6] [L4]5M
	(b) External data memory to 8051.	[CO6] [L4]5M
10.	(a) State extra hardware features of 8051 as compared to microprocessor.	[CO5] [LI]2M
	(b)List the important features of 8051.	[CO5] [LI]2M
	(c) Explain the difference in stack operation with regard to 8086 and 8051	. [CO5] [LI]2M
	(d) Write difference between MOVX and MOVC.	[CO5] [LI]2M
	(e) Explain TCON and TMOD function registers of 8051.	[CO5] [LI]2M



Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (OBJECTIVE)

Subject with Code: (13A04507) Course & Branch: B.Tech - CSE

Regulation: R13 Year & Sem: III-B.Tech & I-Sem

UNIT -I

Microprocessors-Evolution and Introduction

1.	Supply voltage 'VCC	C' of 8085 μp	isvolts]
	A) 2	B) 3	C) 4		D) 5		
2.	The address bus flow	in				[]
	A) Bidirectional	B) uı	nidirectional				
	C) Multidirectional	D) C	ircular				
3.	The first part of an in	struction which	ch specifies the	e task to b	e performed by the	compute	er is
	called					[]
	A) opcode	B)operand	C)instructi	on cycle	D)fetch cycle		
4.	Number of T-states r	equired to exe	cute the instru	ction MO	V L,H is	[]
	A) 10	B) 4	C) 7		D) 13		
5.	8085 μp has no	. of instruction	ns.			[]
	A) 246	B) 256	C) 266		D) 286		
6.	In $8085\mu p$ the no. of	software inter	rupts?			[]
	A) 5	B) 7	C) 8		D) 9		
7.	Status register is also	called as				[]
	A) Accumulator	B) Stack	C) Counter		D) flags		
8.	The address / data bu	s in 8085 is _				[]
	A) Multiplexed	B) de-multip	olexed C)	decoded	D) loaded		
9.	No. of input pins in 8	085 μρ				[]
	A) 21	B) 27	C) 2	9	D) 23		
10	. Can ROM be used as	stack?				[]
	A) Yes	B) No	C) sometim	es yes, so	metimes no		
11	. PUSH and POP instr	uctions are rel	ated to			[]
	A) Program counter	B) queue	C) stack	D) DN	AA controller		
12	. The status of S0 and	S1 pins for m	emory write is			[]

				QUESTION BANK	2016
A)0, 0	B)0,1	C)1,0	D)1,1		
13. No. of output	t pins in 8085 µj	o		[]
A)21	B)27	C)29	D)23		
14. In 8086, Exa	mple for Non V	ectored interru	ipts are]]
A) Trap	B) RS	T6.5 C) IN	TTR D) All	the above	
15. Address line	for RST 3 is			[]
A) 0020H	B) 002	28H C) 00	18H D) 003	88H	
16. Itanium proc	essor of Intel is	a		[]
A) 32 bit mic	roprocessor.	B)64 bit mic	roprocessor.		
C)128 bit mie	croprocessor.	D)256 bit mi	croprocessor.		
17. The second p	art of the instru	ction is the da	ta to be operated	on, and it is called []
A) opcode		B)operand			
C) Instruction	n cycle	D) Mnemoni	c		
18. What is mean	nt by Maskable	nterrupts?		[]
A) An interru	ıpt which can ne	ever be turned	off.		
B) An interru	pt that can be to	irned off by th	e programmer.	C) None	
19. The status of	S0 and S1 pins	for memory for	etch is.	[]
A) $0, 0$	B)0, 1	C)1,0	D)1,1		
20. TRAP Trigge	ering interrupts	is also called a	as]]
A) INTR	B) RST 6.5	C) RST7.5	D) RST4.5		
21. Which of the	following is lev	el triggered ir	nterrupt in 8085?]
A) RST6.5	B) RST 5.5	C) INTR	D) all the above	ve.	
22. Which of the	following is the	e fastest memo	ory element?	[]
A) Cache	B) primary	C) secondary	D) processor		
23. Ready pin of	a microprocess	or is used		[]
A) To indicate	te that the micro	processor is re	eady to receive is	nputs.	
B) To indicat	e that the micro	processor is re	eady to receive o	outputs.	
C) To introdu	ice wait states.				
D) To provid	e direct memor	y access.			
24. The no. of ad	ldress lines requ	ired to address	s a memory of si	ze 32 K is []
A) 15 lines	B) 16 lines	C) 18 lines	D) 14 lines		
25. The stack is a	a specialized ten	nporary access	s memory during	ginstructions []
A)random, st	ore, load	B)random, p	ush, load		

26.	. C)sequential, store, pop D)sequ	uential, push, pop		
27.	. 8085 has software restarts and	hardware restarts	[]
	A)10, 5 B)8,5	C)7,5 D)6,6		
28.	. TRAP isWhereas RST 7.5, RST	6.5, RST 5.5 is	[]
	A)maskable, non maskable	B)maskable, maskable		
	C)non - maskable, non – maskable	D)non - maskable, maskable		
29.	. Parity flag will be set, when the resu	lt has an	[]
	A) Even no.of ones B) odd no.of o	ones C) both D) none		
30.	. Pseudo instructions are basically		[]
	A) False instructions. B) Inst	tructions that are ignored by the microprocessor	or.	
	C) Assembler directives. D) Inst	tructions that are treated like comments.		
31.	. SP always holds the address of the		[]
	A) Bottom of the stack B) top of the	stack C) middle of the stack d) all		
32.	. Auxiliary carry flag is used during		[]
	A) hex-decimal addition B) BCD add	dition C)binary addition d)all of the above		
33.	. AC flag is set when there is a carry f	rom	[]
	A) Lower nibble to higher nibble			
	B) Higher nibble to lower nibble	C) any D) none		
34.	. The interrupt vector address for TRA	AP is	[]
	A) 0000H B) 0024H	C) 0018H D) 002CH		
35.	. Which of following is both level and	edge sensitive?	[]
	A) RST 7.5 B) RST 5.5	C) TRAP D) INTR		
36.	. The width of address bus and data bu	us in 8085 are respectively	[]
	A) 16, 8 B) 8, 16	C) 8, 8 D) 16, 16		
37.	is flip-flop which indicate	s some condition which arises after the execut	ion of a	n
	arithmetic or logic instruction.		[]
	A) Accumulator B) Temporary	register C) Status flag D) program counter		
38.	are used for DMA operation?		[]
	A) HOLD & HLDA B) AL	E		
	C) READY D) SID	O and SOD		
39.	. The μp is first invented in U	singTechnology.	[]
	A)4001,1971,PMOS B)4004	4,1972,NMOS		
	C)4040,1971,PMOS D)4004	4,1971,PMOS		

					QUESTION BANK	2016
40. Operating free	quency of 8085	μp isMHz			[]
A) 2	B) 3	C) 4		D) 5		
41. Which interru	pt has the high	est priority?]]
A) INTR B) T	RAP C) RST6	5.5 D) RST 7.5				
42. The first μp w	as invented by	,]]
A) Ted Hoff	B) Stanley mo	ozar C) M	. shima	D) all		
43. MATCH THE	E FOLLOWING	G]]
GROUP A			GROU	ЈР-В		
I-Generation			1.	1981-1995		
II-Generation			2.	1978-1980		
III-Generation	1		3.	8-bit µp		
IV-Generation	1		4.	16-bit μp		
A)4,3,2,1	B)3,4,2,1	C)4,1,3,2	D)3,4	,1,2		



Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (OBJECTIVE)

Subject with Code: (13A04507) Course & Branch: B.Tech - CSE

Regulation: R13 Year & Sem: III-B.Tech & I-Sem

UNIT -II

Addressing modes, Instruction set and Programming of 8086

1.	In 8086 microprocessor one of	the following sta	atements is not true.	[]
	A) Coprocessor is interfaced in	MAX mode B)	Coprocessor is inte	rfaced in MIN mode	;
	C)I/O can be interfaced in MAX	X / MIN mode D) supports pipelinir	ıg.	
2.	Direction flag is used with			[]
	A) String instructions.	B) Stack i	nstructions.		
	C) Arithmetic instructions.	D) Branch	n instructions.		
3.	Ready pin of a microprocessor	is used		I]
	A) To indicate that the micropro	ocessor is ready	to receive inputs.		
	B) To indicate that the micropro	ocessor is ready	to receive outputs.		
	C) To introduce wait states.				
	D) To provide direct memory ac	ccess.			
4.	The index register are used to h	old		I]
	A) Memory register B. offset ac	ddress C. segme	nt memory D. offse	t memory	
5.	Which of the following is the fa	astest memory el	lement?	I]
	A) Cache B) primary C) secondary	D) processor		
6.	What is meant by Maskable into	errupts?]]
	A) An interrupt which can neve	er be turned off.			
	B) An interrupt that can be turn	ed off by the pro	ogrammer. C) None		
7.	The register AX is formed by g	rouping]]
	A) AH & AL B) BH & BL			
	C.)CH & CL) DH & DL			
8.	The work of EU is]]
	A) Encoding B) decod	ing C)	processing	D) calculations	

	QUESTION BANK 2016	
9. IMUL source is a signed	[]	
A) Multiplication B) addition C) subtraction	D) division	
10. The IP is bits in length	[]	
` A)8 bits B) 4 bits C) 16 bits	D) 32 bits	
11. Example of Immediate addressing mode	[]	
A) MOV AX, 2000H B) MOV AX, BX		
C) MOV AX, [2000H] D) none		
12. BHE of 8086 microprocessor signal is used to interf	ace the []	
A) Even bank memory B) Odd bank memory		
C)I/O D) DMA		
13. In 8086 the overflow flag is set when	[]	
A) The sum is more than 16 bits		
B) Signed numbers go out of their range after an ari	thmetic operation	
C) Both D) none		
14. Example of register addressing mode	[]	
A) MOV AX, 2000H B) MOV AX,	BX	
C) MOV AX, [2000H] D) none		
15. In 8086, Example for Non Vectored interrupts are	[]	
A) Trap B) RST6.5 C) INTR D) All the above		
16. The stack is a specialized temporary access memory	during &instructions []	
A) random, store, load B)random, push, load		
C) Sequential, store, pop D) sequential, push, p	ор	
17. When we use RRC instruction once in 8085, the nur	mber is []	
A) Multiplied by 2 C) Multiplied by 4 B) divided by 2 D) divided by 4		
18. What will be the contents of r AL after the following	g has been executed []	
MOV BL, 8C		
MOV AL, 7E		
ADD AL, BL		
(A) 0A and carry flag is set (B) 0A and carry flag is	reset	
(C) 6A and carry flag is set (D) 6A and carry flag is	reset	
19. 8086 processor is an	[]	
A) Sequential Device B) pipelined architecture C) b	oth D) none	

	QUESTION BANK	2016
20. The size of instruction queue in 8086 is	[]
A) 4-byte long B) 5-byte long		
C) 6-byte long D) 2-byte long		
21. The total number of registers in 8086 is	[]
A) 13 B) 10 C) 12 D) 14		
22. The sizes of all registers in 8086 are	[]
A) 32-bit B) 4-bit C) 8-bit D) 16-bit		
23. In 8086 processor, the EU and BIU operate]]
A) Serially B) in-phase C) Asynchronous D) Synchron	nous	
24. In 16-bit to 8-bit division operation, the quotient and remainder s	store at []
A) AH-AL B) AL-AH C) AX-DX D) DX-AX		
25. In 32-bit to 16-bit division operation, the quotient and remainder	store at []
A) AH-AL B) AL-AH C) AX-DX D) DX-AX		
26. Instructions IN and OUT are related to]]
A) AX B) BX C) CX D) all		
27. The basic operation done in the instruction TEST is	[]
A) OR B) AND C) XOR D) SUB		
28. The basic operation done in the instruction CMP is	[]
A) OR B) AND C) XOR D) SUB		
29. Decrement CX is happened automatically in	[]
A) LOOP B) REP C) TEST D) both A a	nd B	
30. The instruction PUSH BX indicates	[]
A) Decrement SP by 2 B) Decrement SP by 2		
C) Decrement SP by 1 D) Decrement SP by 1		
31. The instruction NEG indicates	[]
A) 1s complement B) 2s complement		
C) No complement D) none		
32. The instruction MOV [BX+SI], BP belongs toAddressing n	node []
A) Base B) base-index		
C) base-index with displacement D) index		
33. The instruction ADD AX,[1234H] belongs toAddressing m	ode []
A) Base B) base-index		
C) Register D) direct		

	QUESTION BANK	2016
34. The instruction ADD AX, [SI]; belongs toAddressing mode	e []
A) Base B) base-index		
C) Index D) register in-direct		
35. The instruction MOV AX,[BP+1]belongs toAddressing mo	de []
A) Base-relative B) base-index		
C) Index D) direct		
36. In 8086 IP will act as	[]
A) Program counter B) stack pointer		
C) Base pointer D) data pointer		
37. The index register are used to hold	[]
A) Memory register B) offset address C) segment memory D)	offset memory	
38. The segment register are used to hold]]
A) Base address B) offset address C) segment memory D) offset	et memory	
39. Status register is also called as]]
A) Accumulator B) Stack C) Counter D) flags		
40. The 8086 fetches instruction one after another form	_ of memory []
A) Code segment B) IP C) ES D) SS		



Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (OBJECTIVE)

Subject with Code: (13A04507) Course & Branch: B.Tech - CSE

Regulation: R13 Year & Sem: III-B.Tech & I-Sem

<u>UNIT –III</u>

8086 Interrupts, Memory and I/O Interfacing

1.	In 8086 micro	n 8086 microprocessor one of the following statements is not true.			[]
	A) Coprocessor is interfaced in MAX mode					
	B) Coprocesso	or is interfaced	in MIN mode			
	C) I/O can be	interfaced in M	MAX / MIN mo	de		
	D) supports p	ipelining.				
2.	Interrupt cont	rols the serial c	communication	ports attached to the computer	[]
	A) INT 01H	B) INT 31H	C) INT 14H	D) INT 13H		
3.	Instruct	ion is used to b	e executed at the	he end of the interrupt service rout	tine to ret	urn to
	the interrupted	d program			[]
	A) RET	B) BACK	C) IRET	D) BREAK		
4.	There are	interrupts type	es in 8086 micro	oprocessor	[]
	A) 255	B) 156	C) 254	D) 256		
5.	Which is the t	ype of interrup	ot that takes valu	ue between 00H to FFH:	[]
	A) NMI		B) Software i	nterrupt		
	C) Hardware	interrupt	D) Trap			
6.	If an interrupt	has been reque	ested, 8086 pro	cesses it by	[]
	A) Pushing th	e content of IP	onto stack by	decrementing SP by 2		
	B) Pushing th	e content of CS	S onto stack by	incrementing SP by 2		
	C) Sets TF in	the flag registe	er D) No	ne		
7.	In 8086, first	1KB of memor	y is set aside as	s for storing interrupts	[]
	A) TVI	B) IVT	C) CS: IP	D) DS		
8.	What type of	interrupt is gen	erated when D	IV or IDIV operation is too large t	o fit in th	e result
	A) TYPE 0	B) TYPE 1	C) TYPE 2	d) TYPE 3		

9.	Interrupt is also used to sense	e the haza	ardous situation	s such as fire, smoke a	and u	ısafe
	pressure or temperature limits in an	industria	al environment.		[]
	A) TRAP B) NMI C) sin	ngle step	D) RESET			
10	is used to insert a breakpoint	t in a prog	gram for debug	ging	[]
	A) INT 21H B) INT 05H C) IN	VT 03H	D) INT 08H			
11	Is the lowest priority interrup	ot in 8086	microprocesso	or	[]
	A) NMI B) INTR	C) sing	gle step D) IN	Γ 0		
12	. is the boot firmware which is desig	ned to be	the first progra	am run by PC		
	when powered on				[]
	A)BIOS B)DOS C)CO	OM	D)none			
13	Is the video services interrup	t directly	controls the vi	deo display		
	in a system				[]
	A) INT 01H B) INT 02H C) IN	NT 03H	D) INT 04H			
14	is used to determine the type	of equipn	nent installed in	n the system	[]
	A) INT 01H B) INT 11H C) IN	VT 12H	D) INT 15H			
15	is used to control various I/O	devices	interfaced with	the computer	[]
	A) INT 11H b) INT 01H C) IN	VT 15H	D) INT 14H			
16	Is used to control the keyboar	rd in a sy	stem		[]
	A) INT 01H B) INT 05H C) IN	T 16H	D) INT 13H			
17	These are the functions provided b	y the OS	such as library	y functions, to handle		
	I/O operations				[]
	A) Direct access B) HLL	C) DO	S services	D) BIOS services		
18	. The most common I/O data transfe	er techniq	ue used in the	Intel microprocessor		
	based system is I/O mapped I/O is	called			[]
	A) Isolated I/O scheme B) Co	ombined	I/O scheme			
	C) Grouped I/O scheme D) no	one				
19	. 74LS244 is				[]
	A) Encoder B) Decoder C) M	ultiplexe	r D) But	ffer		
20	Is an active low signal that a	ctivates v	when the printe	r is in offline state or		
	paper end state		_		[]
	A) INIT B) SLCTIN C) SI	LCT	D) ERROR			
21	. The CRT terminal uses the for	commur	nication with th	e processor	[]
	A) RS-232 B) UART C) T		D) US			-

QUESTION BAN	K 2	:016
22. The interrupt service Is used to warm reboot	[]
A) 05H B) 12H C) 19H D) 1AH		
23. Before issuing the command INT 21H the sub-function code has to be loaded		
Into Register	[]
A) AL B) AX C) AH D) CX		
24 is the function provided by INT 15H to set watchdog timer	[]
A) C4H B) C2H C) C3H D) C4H		
25. The provide access to the parallel printer port called LPTI in most systems	[]
A) INT 12H B) INT 11H C) INT 17H D) INT 15H		
26. TYPE 03H is also called as interrupt	[]
A) one-byte INT B) NMI C) Divide by zero D) single step		
27. The BIOS program is always located in a special reserved area from the address	[]
A) F0000H to FFFFFH B) 00000H to FFFFFH		
C) 11111H to FFFFFH D) none		
28 is used to print all the printable characters present on the screen either in		
Text or graphics mode	[]
A) INT 01H B) INT 02H C) INT 03H D) INT 05H		
29 is necessary to initialize the printer port, write characters, or read the		
Status of the printer	[]
A) INT 17H B) INT 01H C) INT 05H D) INT 07H		
30. instruction is used to read the data from an input device to AL or AX in the 8086	[]
A) OUT B) IN C) BUF D) none		
31. Signal is used to enable the upper bank of the memory and odd I/O bank in 8086	[]
A) ALE B) BHE C) STROBE D) IOR		
32. IC 8251 is	[]
A) Encoder B) Decoder C) MultiplexerD) USART		
33. The difference between the data and the command is achieved by means of Co	odes	[]
A) Escape B) error C) debug D) none		
34. BIOS functions has types of routines	[]
A) One B) two C) three D) four		
35. INT 21H is used tooperations	[]
A) Memory read B) memory write C) I/O D) decode		

36.	IV is abit e	entry into IVT v	which contains	a 16-bit offset part and 16-bit segmen	t part.[]
	A) 2	B) 4	C) 5	D) 6		
37.		is a maskable	hardware inte	rrupt in 8086 that can be enabled/disal	oled	
	using the flag				[]
	A) INTR	B) TRAP	C) RESET	D) none		
38.	KBD_INT, th	ne name given	to the default B	BIOS keyboardhandler,		
	reads the scan	code from 60I	H		[]
	A) INT 11H	B) INT21H	C) INT 31H	D) INT 41H		
39.	VGA stands f	for			[]
	A) Visual Gra	phics Array	B) Visual Gra	nph Array		
	C) Video Graj	phics Array	D) Visualized	l Graphics Array		
40.	By calling the	function code	0BH of video	services,is done	[]
	A) Get cursor	position and sl	nape B) set	border color		
	C) Clear scree	en up	D) ge	light pen position		



Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (OBJECTIVE)

Subject with Code: (13A04507) Course & Branch: B.Tech - CSE

Regulation: R13 Year & Sem: III-B.Tech & I-Sem

UNIT -IV

Features and Interfacing of Programmable devices for 8086 System

1.	IC 8255 is a.	••••				[]
	A) PPI	B) PIC	C) DMA	D) USART			
2.	IC 8255 has t	hreebit TT	L compatible i	registers or ports		[]
	A) 1	B) 2	C) 4	D) 8			
3.	Port C of IC 8	3255 is selected	when A1 and	A0 are		[]
	A) 0,0	B)0,1	C)1,0	D)1,1			
4.	Group A of IO	C 8255 compris	ses of			[]
	A) Port A and	l PCU	B) Port B and	I PCL			
	C) Port B and	I PCU	D) Port A and	l PCL			
5.	The Pin numb	er of RESET s	ignal in IC 825	55 is		[]
	A) 36	B) 35	C) 32	D) 31			
6.	In IC 8255, I	BSR mode is op	perated when D	7 bit in the control wo	rd is	[]
	A) 0	B) 1	C) 2	D) none			
7.	In Mode 2 of	IC 8255, Port 0	C is operated for	or		[]
	A) Programm	ning B) bid	lirectional	C) handshaking	D) latching		
8.	What type of	mode in IC 825	55 is used for tr	ransferring I/O data to	or from		
	a specified po	ort in conjunction	on with strobes			[]
	A) Mode 1	B) Mode 2	C) Mode 3	D) BSR			
9.	In mode 2 of	IC 8255, data i	s transmitted ar	nd received via		[]
	A) Port A	B) Port B	C) Port C	D) Port D			
10.	. The simplest	hardware soluti	ion to suppress	the bouncing is:		[]
	A) LC circuit	B) RC circuit	C) RLC circu	it D) none			

11. In common Anode display,	to illuminate a	segment	t, the segment must be		
Connected to				[]
A) Logic 0 B) Logic 1	C) Supply		D) none		
12. In common Cathode display	, to illuminate	a segme	nt, the segment must be	;	
Connected to				[]
A) Logic 0 B) Logic 1	C) Supply		D) none		
13. IC 7447 is a				[]
A) Encoder B) Decoder	C) Multiplex	er	D) Latch		
14. The smallest change in the i	nput voltage th	at can be	e sensed or detected at		
the output of an ADC is call	ed:]]
A) Monotonicity B) Re	esolution C) Ac	ccuracy	D) Bandwidth		
15. The analog to Digital conver	rsion can be sta	arted by	using active		
high control signal				[]
A) SC B) EOC	C) Ol	Е	D) ALE		
16. The LSB of is used to c	heck the end of	f convers	sion signal	[]
A) Port A B) Port B	C) Port C	D) Po	rt D		
17. Example of DAC				[]
A) Successive approximatio	n B) Fla	ash			
C) Dual slope	D)R-2	2R ladde	er		
18is a measure of how str	aight the outpu	it is chan	nged from minimum val	ue	
to the maximum value				[]
A) Resolution B) Linearity	C) Accuracy	D) Mo	onotonicity		
19. The DAC Is a common d	igital to Analog	g convei	rter chip that can be easi	ily	
interfaced to the 8086 through	gh 8255			[]
A)0800 B)0816	C)0804	D)080	08		
20. The is defined as the time	e taken for the	output to	settle within the pre-sp	pecified	
band after the input digital v	alue is achieve	ed		[]
A) Flying time	B) Storage ti	me			
C) Settling time	D) Transition	n time			
21. IC 8253 is a				[]
A) PPI B) PIC	C) Timer	D) RC	OM		
22. The maximum operating fre	quency of IC 8	3253 is	••	[]
A) 8.5MHz B) 6.2MHz	C) 2.6MHz	D) 3.2	2MHz		

	QUESTION BANK	2016
23. IC 8253 consists of16-bit timers	[]
A) 2 B) 3 C) 4 D) 5		
24. 11 th pin of IC 8253 is]]
A) Gate 0 B) Gate 1 C) CLK2 D) CLK1		
25. 25. The number of operating modes of IC 8253]]
A) 2 B) 4 C) 6 D) 8		
26. The operation ofmode is similar to that of a mono-stab	le multi-vibrator	
in IC 8253]]
A) 0 B) 1 C) 2 D) 3		
27. Modeof IC 8253 is called as Software-triggered Strobe]]
A)1 B)2 C)3 D)4		
28. Mode 3 of IC 8253 is called as]]
A) Rate generator B) Square wave gener	ator	
C) Interrupt on Terminal count D) Hardware triggered	l one shot	
29. Which mode of IC 8253 acts as Divide- by- N-counter]]
A) 0 B) 1 C) 2 D) 3		
30. Intransmission, the communication can take place in	either direction	
between systems but only in one direction at a time]]
A) Simplex B) half duplex C) full duplex D) none		
31 is the rate at which serial data is being transferred]]
A) Synchronous transmission B) Baud rate		
C) Asynchronous transmission D) none		
32. IC 8259 is a]]
A) PPI B) PIC C) USART D) Decoder		
33. One of the registers of IC 8259 is]]
A) ISR B) W C) HL D) SP		
34. The of IC 8259 maintains a list of the current interrupts	that are pending	
Acknowledgement]]
A) IRR B) ISR C) IMR D) IP		
35. Which word is used to specify the priorities of interrupts an	d issue of end of interrup	t
commands]]
A) OCW1 B) OCW2 C) ICW2 D) ICW3		

36. The is a method of d	ata transfer betwe	en memory and	I/O peripherals without	out the	
intervention of the micro	processor			[]
A) USART B) Serial	I/O C) DMA	D) pipelining			
37. IC 8237 is a				[]
A) USART B) DMA	C) Serial con	ntroller D) PIO	C		
38. IC 8237 containsno. o	of DMA channels			[]
A) 1 B) 2	C) 3	D) 4			
39 register of IC 823	7 determines the 1	o.of transfers to	be performed	[]
A) Command address	B) current w	ord count			
C) Command	D) base add	ess			
40. In themode of IC 823	7, the device con	tinues making tra	ansfers		
until a TC or external EC	P is encountered			[]
A) Block transfer B)	cascade C) de	emand transfer	D) single transfer		



Siddharth Nagar, Narayanavanam Road – 517583

QUESTION BANK (OBJECTIVE)

Course & Branch: B.Tech - CSE **Subject with Code:** (13A04507)

Regulation: R13 Year & Sem: III-B.Tech & I-Sem

UNIT - V**Introduction to 8051 Microcontrollers**

1.	are the p	processor chips	that generally	have memory, input	ports and		
	Output ports	within the chip	itself			[]
	A) Microproc	essor B) Mi	crocontroller	C) NOC	D) none		
2.	Intel 8051 con	ntainsports	and16-bit	timers		[]
	A)4,2	B)2,4	C)1,3	D)3,1			
3.	When 8051 is	reset, the stack	k pointer is by	default set to		[]
	A)00H	B)02H	C)05H	D)07H			
4.	Register bank	can be selecte	d bybits in	the flag register		[]
	A)P	B)OV	C)F0	D)RS0 and RS1			
5.	The address r	ange of bank3	in 8051			[]
	A)00H-07H	B)08H-0Fh	C)10H-17H	D)18H-1Fh			
6.	The microcon	ntroller enters tl	ne idle mode w	henever		[]
	A) PCON.0 b	oit is 0	B) PCON.0 b	it is 1			
	C)SCON.0 bi	t is 0	D)SCON.0 b	it is 1			
7.	Power down	mode is initiate	d by making			[]
	A) PCON.0 b	oit is 0	B) PCON.0 b	it is 1			
	C)PCON.1 bi	t is 0	D)PCON.1 b	it is 1			
8.	The stack poi	nter in 8051 is	an 8-bit registe	r within the SFR wit	th address	[]
	A)80H	B)81H	C)82H	D)84H			
9.	MOVC A, @	A+DPTR is an	example of	. Addressing mode		[]
	A) Immediate	e B) Register d	irect C) Me	emory indirect D)	Indexed		
10.	The mnemoni	ics of Call subr	outine at PC:ac	ldr is		[]
	A)LCALL ad	dr	B)ACALL 11	-bit addr			
	C)LJMP addr	•	D)AJMP 11-l	oit addr			

			QUESTION BAN	IK 2	2016
11 port of 8051 is used ex	clusively for in	put and outpu	at operations	[]
A)1 B)2	•	C)3	D)4		
12. Port3.1 of 8051 is used as		,	,	[]
A) RXD B) TX	XD	C) T0	D) T1		,
13. If the signal EA (active low) of 8051 is	s not accessed	d	[]
A) Internal program	B) external p	rogram			
C) Internal data	D) external d	ata			
14. If the timer registers are inc	remented by the	e internal clo	ck pulses from microcont	trolle	rs, the
operation is called				[]
A) Counting B) timing	C) both	D) none			
15. SFR address of TMOD is				[]
A) 8CH B) 8AH	C) 89H	D) 8BH			
16. Timer mode 0 is atimer				[]
A) 12-bit B) 11-bit	C) 13-bit	D) 15-bit			
17. Mode 3 of timer in 8051 is.	timer mode			[]
A) 13-bit B) 16-bit	C) split	D) Timer a	uto reload		
18. 8051 has interrupts				[]
A) 2 B) 3	C) 4	D) 5			
19. Interrupt priorities of 8051	can be controlle	ed by		[]
A) TCON B) PCON	C) IP	D) SP			
20. D0 bit of IE register in 8051				[]
A) ES B) EA	C) ET1	D) EX0			
21. 21.D1 bit of TCON register				[]
A) IEO B) IT1	C) TF1	D)TF0			
22. The technique of having the			C	[]
A) Single Buffering B) do	•		D) none	-	-
23. Transmission in 8051 is init	·		eSFR register	[]
A) TCON B) PCON	C) SBUF	D) IP	• • •		
24. MSB bit of register is use	ed to double the	baud rate of	serial transmission	r	1
and reception	C) CDITE	D) ID		[]
A) TCON B) PCON	C) SBUF	D) IP	.d., .f.d.,	r	1
25 andBits of SCON reg		-	oues of the serial port	[]
A) D1 and D2	B) D7 and D				
C) D4 and D5	D) D2 and D	ن -			

			QUESTION BA	ANK	2016
26 in 8051 is used	as multiprocesso	or communicat	ion enable bit	Г]
A) SM0 B) SM	•	C) SM2	D) T1	L	J
,		,	TXD or received through RX	ו מא]
A) 9 B) 10		D) 12	or received through to	ID [J
28. 28. The baud rate in	,	,	ck frequency of	ſ]
A) System clock free		B) system clo		L	J
C) System clock free	-	D) system clo	•		
29. Find out the incorrect	-	. •	•	[]
A) Half duplex opera		eive-buffered	r		,
C) Four different mo					
D) Option to use fixe	•				
•			node by applying asignal	[1
A) Software interrup		dware interrup		-	-
C) Hardware reset	ŕ	h b and c			
31. Internal data memor				[]
A) 128KB B) 64		В	D) 32KB		
32. 19 th pin of IC 8051 i	S			[]
A) RST B) Al	LE C) XT	AL1	D) XTAL2		
33 is an assembler	directive that p	uts a byte cons	tant at the memory		
location specified				[]
A) ORG	B) DB	C) DW	D) DBIT		
34. In 8051, The Read st	robe signal is gi	ven by		[]
A) PSEN	B) IE	C) EA	D) ALE		
35. D4 bit of TCON is:				[]
A) TF1	B) TF0	C) TR0	D) TR1		
36. Split timer mode is a	pplicable only f	or timer		[]
A) 0	B) 1	C) 2	D) 3		
37. 8051 microcontrolle	rs when operated	d as counters ca	an count pulses applied on t	he	
External pinin tin	ner 0			[]
A) P3.1	B) P3.2	C) P3.3	D) P3.4		
38has the highest in	nterrupt priority	in 8051		[]
A) External 0 B) Ex	ternal 1 C) Tin	ner 1 D) Tir	mer 0		
39. 8-bit UART with var	riable baud rate	is achieved by	serial mode	[]
A) 0 B) 1	C) 2	D) 3			

QUESTION BANK	20
Q02011011 D7 (11)	

2016

40. 9-bit UART with FOSC/64 is achieved by serial mode... [

A) 0

B) 1

C) 2

D) 3

Prepared by: **D.MUNEENDRA & SRUTHI MADAM**